HDLbits练习Fsm onehot

HDLbits练习Fsm onehot

HDLbits练习Fsm onehot_第1张图片
Derive the logic equations by inspection assuming a one-hot encoding.此处的提示可以参见Simple one-hot state transitions,即只利用输入in和相应的state[]位使得状态next_state[i]为1的组合,这体现了独热码的优势,即比较的逻辑资源减少
此题仅需要写状态转移以及输出结果,代码如下

module top_module(
    input in,
    input [9:0] state,
    output [9:0] next_state,
    output out1,
    output out2);
//此处的状态赋值即是通过观察状态转移图得到的
    assign next_state[0]=~in&(state[0]|state[1]|state[2]|state[3]|state[4]|state[7]|state[8]|state[9]);
    assign next_state[1]=in&(state[0]|state[8]|state[9]);
    assign next_state[2]=in&state[1];
    assign next_state[3]=in&state[2];
    assign next_state[4]=in&state[3];
    assign next_state[5]=in&state[4];
    assign next_state[6]=in&state[5];
    assign next_state[7]=in&(state[6]|state[7]);
    assign next_state[8]=~in&state[5];
    assign next_state[9]=~in&state[6];

    assign out1=(state[8]|state[9]);
    assign out2=(state[7]|state[9]);
endmodule

你可能感兴趣的:(fpga开发)